Abstruct-Nitridation of deposited instead of thermally grown oxides was studied to form high-quality inter-polysilicon dielectric layers for nonvolatile memories. It was found that by optimizing the texture and morphology of the polysilicon layers, and by optimizing the post-dielectric deposition-anneal, very high-quality dielectric layers can be obtained. In this paper, it is shown that not only for deposited gate oxides, but also for deposited inter-polysilicon oxides, rapid thermal annealing leads to previously unpublished improved electrical characteristics, like high charge to breakdown (QM z 20 C/cm2) and lower leakage currents. Moreover, the annealed dielectrics had less electron trapping when stressed.
I. INTRODUCTION
HE main purpose of this research is to develop a deposited dielectric layer, which can be used as an interpolysilicon dielectric in nonvolatile memories. Conventional interpoly oxides are thermally grown (polyoxides) at very high temperatures. Thermal oxidation of silicon leads to roughening, which cause larger electric fields resulting in low-field tunneling processes and poor data retention. Recently [l] , improvements have been shown with interpoly dielectrics thermally grown in pure N 2 0 . By using deposited instead of thermally grown dielectrics, even more reliable dielectrics can be grown since defects present in the silicon are not incorporated in the deposited layer, and the surface of the polysilicon layer is not roughened (no silicon consumption). This has already been shown for thicker dielectrics [2] , but in this paper it is also proven for thinner dielectric layers (~2 5 nm). Since as-deposited oxides are not as dense as thermally grown oxides and cause many traps, after-treatments like N 2 0 annealing are needed to obtain desired electrical characteristics. In [3] and [4] , it is shown that NzO annealing leads to large improvements of oxide layers, which is thought to derive from its incorporation of nitrogen at the oxide-silicon interface. In our application, i.e., the embedded vertical injection punchthrough-based metal oxide semiconductor (VIPMOS) EEPROM [SI, erasing is performed by interpoly tunneling. Conflicting demands on the interpoly dielectric exist, namely good data retention (very low leakage currents) for low and moderate applied voltages and good tunneling characteristics for high voltages. This letter reports on deposited interpolysilicon dielectric layers, annealed in N 2 0 ambient, which can replace polyoxides as interpoly dielectric. It was found that this dielectric has very desirable qualities such as very high charge to breakdown ( Q b d ) and very low charge trapping. An extra advantage is the low thermal budget which is very attractive for embedded application. It was also remarkable that the J-E characteristics had a reverse preference in polarity, such as a lower leakage current and a higher Q b d when the top electrode was positively biased, which also has been observed for thermally grown N z 0 oxides 111.
EXPERIMENTS
P-type wafers were thermally oxidized to a thickness of 100 nm. Then a 300 nm silicon film (poly 1) with a very flat surface [6] was deposited by means of low-pressure chemical vapor deposition (LPCVD) at 550°C and implanted with phosphorus up to a dose of 8 x lOI5 cm-' at 50 keV. The wafers were annealed for 30 min in Nz ambient to activate the dopant. Then a 25 nm thick dielectric layer was deposited, which consisted of HTO from SiHZClz and N2O at 800°C. This layer simultaneously serves as gate and interpoly dielectric. It was annealed in a rapid thermal processor in N 2 0 ambient at 950°C for 20 min. For comparison, dielectric layers without annealing were also processed. A second silicon layer (poly 2) of 300 nm was then deposited by means of LPCVD at 625°C. This film was implanted with arsenic up to a dose of 6 x 1015 cmp2 at 100 keV. After defining poly 2, all samples received a 200 nm thick CVD oxide as a passivation layer. Contact holes were opened and A1 was deposited and patterned to form the capacitor structures. Finally, all devices were sintered at 400°C for 30 min in wet N2 ambient.
RESULTS AND DISCUSSION
Due to the rapid thermal N 2 0 annealing, the dielectric thickness of the interpoly dielectrics increased by about 5% to 260 8, (measured by ellipsometry). Typical J-E curves of N 2 0 annealed dielectrics are shown in Fig. 1 along with those of as-deposited dielectric layers. It can be seen that the NzO annealed dielectrics conducted a lower leakage current and started conducting at higher voltages than the as-deposited dielectric when the top electrode (poly 2) was positively biased. Also, a higher breakdown field was observed for the annealed dielectrics. 2.5 mA/cm2 constant current injection for both positive and negative bias. It can be seen that the N 2 0 annealed dielectrics had a much higher Q b d and a much smaller voltage shift (AV) than the as-deposited dielectric. This implies that the N2O annealed dielectric trapped fewer electrons. The N 2 0 annealed dielectric had slightly different voltage shifts for positive and negative bias, which is ascribed to the nitrogen peak (observed by means of Auger measurements) at the Si-Si02 interface. However, when we look at the as-deposited dielectric layers, Q B D results are still very attractive as interpolysilicon dielectric in comparison with interpolysilicon dielectric layers, which were directly grown in N20 ambient [I] . AV occurred during constant current stress). The as-deposited layers have a broader distribution. The reverse preference in polarity of the J-E characteristics between the N20 annealed and as-deposited dielectric layer is also remarkable.
IV. CONCLUSION
In conclusion, the above results show that deposited oxides with additional N20 anneal are a very attractive alternative for replacing polyoxides as interpoly dielectric for non volatile memory application. Due to the low thermal budget they are very attractive for embedded applications. It has desirable low leakage currents and high E b d for top electrode electron injection, reduced electron trapping (due to the nitrogen incorporation) and a much larger charge to breakdown ( Q b d ) than the as deposited variant.
